

Open Packet Processor:

Platform-agnostic Behavioral Forwarding and Stateful Flow Processing at wire speed

Valerio Bruschi, CNIT/University of Rome “Tor Vergata”

Joint work with: G. Bianchi, M. Bonola, S. Pontarelli, A. Capone, C. Cascone, D. Sanvito.

EU support:




Approach proposed

Stateful data plane


Background

OpenFlow/SDN (2009)



Dumb switch: need to ask controller if something changes

OpenState/SDN (2014)




Smart switch: can dynamically update flow tables

Motivations

- OpenFlow's platform-agnostic programmatic interface permits to dynamically update match/action forwarding rules **only via the explicit involvement of an external controller**
- OpenFlow **does not permit to deploy forwarding behaviors directly in the switches**, i.e. describe how rules should evolve in time as a consequence of packet-level events
- Such static nature of the OpenFlow forwarding abstraction raises serious concerns regarding:
 - **Scalability**
 - **Latency**
 - **Security/reliability**


Stateless vs. Stateful in SDN

Stateless data plane model (e.g. OpenFlow)



Signalling & latency: $O(100\text{ ms})$
 $100\text{ms} = 30\text{M packets lost @ } 100\text{ gbps}$

Stateful data plane model (e.g. OpenState)



Signalling & latency:
update forwarding rules in 1 packet time –
 $3\text{ ns @ } 40\text{B} \times 100\text{ Gbps}$

Beyond OpenState

Mealy Machine:
nice but insufficient!

- ❑ State alone is **insufficient**
- ❑ OpenFlow (forwarding) actions are **insufficient**
- ❑ **No** flow processing


Flow Processing

- ❑ Flow processing requires **memory, registries, counters, etc**
- ❑ Flow processing requires **operations** (compare, add, shift, etc)
- ❑ **Processing = CPU!**
cannot afford any ordinary CPUs at ns time scales wire speed!

Open Packet Processor


- From mealy finite state machines(FSM) to **Extended finite state machines(XFSM)**
- An EFSM is a finite state machine in which:
 - 1) state transitions **depends** also on a set of triggering **conditions** depending on data variables;
 - 2) state transitions **trigger the update** of data variables
- It also allows **cross-flow** state modification.
- Hard parts: use platform agnostic abstractions and make it run at wire speed – **no CPUs!**

Open Packet Processor: workflow




Open Packet Processor: workflow

Per flow registers: programmer-defined
(like variables in a program)
e.g.: custom statistics, traffic features,
etc; Updated packet by packet



Open Packet Processor: workflow


User-programmed set of comparators.
Compares pairs of quantities among registries, global variables, and packet header fields, using user-selected $>$, $<$, $=$, $<=$, $>=$ comparators; **returns 0/1 vector**




Open Packet Processor: workflow

Returns microinstructions (of a domain-specific custom ALU instruction set) to be applied

Instruction Type	Instructions	note
Logic ALU Instruction	NOP, AND, OR, XOR, NOT	standard logic operations
Arithmetic ALU Instruction	ADD, ADC, SUB, SBC, MUL	standard arithmetic operations
Shift/Rotate Instruction	LSL (Logical Shift Left) LSR (Logical Shift Right) ASR (Arithmetic Shift Right) ROR (Rotate Right)	performs logic and arithmetic shift/rotate operations
pkt/flow specific Instruction	ewma(), avg(), std()	compute specific pkt/flow task




Open Packet Processor: workflow



Overall vision: still “SDN”


Controller still in charge to ‘program’ the network
But **can ‘push’ time-critical / localized**
stateful control tasks down in the switches



NetFPGA prototype


HW proof of concept implementation

Prototype architecture




*Implemented in a
NetFPGA SUME Virtex 7*

Prototype architecture




Prototype architecture




The look-up and update extractor blocks that **build the keys** that are used to read/update the state table. The 128 bit output is given as input to the state lookup and update

The state table is realized by the d-left hash table (4k entries, MHT without moving capability) and a small TCAM (32 entries * 128 bits) and a companion SRAM (configured as dual port RAM)
First TCAM only for static states (e.g. packets belonging to a given subnet)


Prototype architecture




Prototype architecture



Prototype architecture



Prototype architecture



TCAM-based packet processing engine!

❑ Extreme flexibility!

- XFSM 'programs' almost flexible as ordinary programming language
 - can define variables, store and change values, compute features, etc

❑ Guaranteed wire speed!

- Fixed time per-packet computational loop
 - 6 clock cycles in our ongoing HW design


❑ (currently two tech limitations)

- Only 1 ALU operation per each packet → ***pipelined ALU arrays possible, but **would increase processing time** and yield more complex configuration***
- **ALUs only in update**, not in conditions → *does not permit conditions such as $(R1+R2>100)$*
 - Solution (not nice, but workaround): compute $R1+R2 \rightarrow R3$ during previous packet, then use $(R3>100)$

DEMO


LOAD BALANCING, flow-consistent

Demo high level description




Counter: 1


Demo detailed deployment




Configuring the NetFPGA



WEB client 1 get <http://www.sosr-demo.eu>



WEB client 2 get <http://www.sosr-demo.eu>





You're browsing privately

Firefox won't remember any history for this window.

That includes browsing history, search history, download history, web form history, cookies, and temporary internet files. However, files you download and bookmarks you make will be kept.

While this computer won't have a record of your browsing history, your employer or internet service provider can still track the pages you visit.

[Learn More.](#)



Dumping Flow Context table

```
=====
Insert '1' to dump Flow Context table
1
searching on HT
```

	FLOW KEY				HT0	Present state		
80103440:	02000001	00000000	5000D1B1	00000000	00000001	00000018	00000000	C00000B1
80103480:	02000001	00000000	5000D2B1	00000000	00000000	00000015	00000000	C00000B2
801034C0:	02000001	00000000	5000D3B1	00000000	00000000	00000007	00000000	C00000B1
80105540:	0200000A	00000000	D1B15000	00000000	00000000	000000A7	00000000	C00000AA
80105560:	0300000B	00000000	D2B15000	00000000	00000000	00000072	00000000	C00000AA
----- HT1 -----								
8010BB00:	0200000A	00000000	D3B15000	00000000	00000000	00000006	00000000	C00000AA
----- HT2 -----								
----- HT3 -----								

```
=====
Insert '1' to dump Flow Context table
[
```

Labels:

- HT0, HT1, HT2, HT3:** Horizontal table headers.
- SRC IP:** Points to the first column of the flow key.
- DST & SRC port:** Points to the last two columns of the flow key.
- LocalRegister:** Points to the second column of the present state.
- Number of packet forwarded:** Points to the third column of the present state.

Thank you!

Contact:

- **Valerio.Bruschi@students.uniroma2.eu**
- **Valerio.Bruschi@cnit.it**